Black Semiconductor GmbH

Layout Engineer (f/m/d)

Aachen, Germany full-time Mid Salary not listed
full-time Mid level Technology & IT Curated
Sign in to apply Free account — we bring you straight back to this role.

About the role

About us
We see the semiconductor industry as a realm of possibility. We see opportunity. We see the profound impact that our graphene solutions will have in transforming the industry. We invite you to join us in driving change with our fundamentally human-centered approach, uniting bright minds around a shared vision. The vision is: Prove to everybody that you can make a fundamental change. Prove with your knowledge and skills how things can be done differently. Together, we can change the paradigm of how the world connects
About our technology
The semiconductor industry’s growing demand for more powerful chips with higher bandwidth and lower power finds its solution in our technology. We connect chips to high-throughput, low-delay computing networks. The key lies in harnessing the physical properties of graphene to combine electronic computing with photonic communication, allowing countless chips to interact almost as if they were one. Our graphene photonic innovation increases computing power and efficiency to a new order of magnitude

In short, we connect chips to create powerful and energy-efficient networks, overcoming connectivity limitations in the semiconductor industry. We deliver the graphene solution
 
The Role
We are looking for a Layout Engineer to join our design team and support the development of layouts for photonic integrated circuits. You will maintain our layout infrastructure, help translate new designs into fabrication-ready layouts, and contribute to the implementation of new design rules and verification flows.
To join our team, you should be excited to:
Maintain and further develop our layout libraries and workflows in Synopsys

Support designers in generating layouts for new photonic devices and circuits

Run design rule checks (DRC) and layout-versus-schematic checks (LVS)

Investigate and resolve DRC violations, off-grid errors, and other layout issues

Implement new design rules

Assemble layouts

Support the mask flow from device layout through to mask data preparation

Your Qualifications
Degree in Physics, Electrical Engineering, Photonics, or a related technical field

Strong Python programming skills

Understanding of integrated-circuit design; knowledge of photonic integrated circuits is good to have

Experience with photonic or electronic layout software, ideally Synopsys OptoCompiler

Experience with physical verification tools, ideally Synopsys IC Validator or a comparable platform

Experience using KLayout

Familiarity with DRC, LVS and mask-data preparation
 

Our work culture
People Over Processes. At Black Semiconductor, flexibility is key—we ensure work adapts to life, not the other way around. We champion work-life harmony, where careers are meaningful and enriching. Our processes are human-centric, allowing you to focus on what matters
Let’s grow together. Your potential is our priority. We provide the autonomy to make a lasting impact and nurture your growth through a culture of continuous learning. We invest in your journey for professional and personal development
Your Health and Future Matter. Your well-being is paramount. We offer a comprehensive benefits package with outstanding insurance, pension and virtual stock options for your mental, physical, and financial health. Your peace of mind is our priority - in the present and future
We Live Openness. Collaboration and inclusivity are the cornerstones of our culture. We practice openness, fostering trust and respect. Individuality is our collective strength, fueling innovation and driving us forward
We connect chips – and people. We encourage qualified individuals from any background to apply. We foster an inclusive and supportive work environment that values collaboration, innovation, and growth. Join our team and be part of an organization dedicated to making a difference in the industry
 
Can you picture yourself in this Role and our Company? Let’s connect!

If your application results in an employment relationship, your Applicant Data will be transferred to our personnel records and processed in accordance with applicable legal requirements; otherwise, your Applicant Data will be retained for up to six (6) months after completion of the recruitment process. Read more about our privacy policy here.
Find more English Speaking Jobs in Germany on Arbeitnow

Interview prep

Walk in with sharper answers.

Use this as a quick practice sheet before you speak with the employer.

Mid
Technology & IT Human Resources Python Layout Engineer Technology Mid level

Likely questions

  1. Tell us about work you have done that is close to the Layout Engineer (f/m/d) role.
  2. How would you approach your first 30 days at Black Semiconductor GmbH?
  3. Which of Human Resources, Python and Layout have you used recently, and what did it help you achieve?
  4. Describe a time you solved a problem without waiting to be told exactly what to do.
  5. How do you handle busy days, changing priorities, or pressure at work?

Prepare before the call

  • A recent example that proves your experience with Human Resources, Python and Layout.
  • One short story with a problem, your action, and the result.
  • Two examples that show the strengths listed on your CV.
  • A clear reason why this role and company interest you.
  • Your availability, preferred work style, and salary expectations.

Ask them

  • What would success look like in the first 90 days?
  • What are the main problems this hire should help solve?
  • How does the team give feedback and measure good work?
  • What does a normal working week look like for this role?
Practice line

I am interested in the Layout Engineer (f/m/d) role because I can bring practical experience in Human Resources, Python and Layout, learn the team quickly, and contribute to the outcomes Black Semiconductor GmbH needs from this hire.

Related jobs.

More roles from this company or category.